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Abstract
The ATLAS Detector will be upgraded for higher intensity running of the LHC. A long shutdown is envisioned in
2016 prior to the so-called Phase I running. A new pixel layer, called the Insertable B-Layer (IBL), will be inserted at
a radius of about 3.2 cm between the existing Pixel Detector and a new (smaller radius) beam-pipe. The IBL requires
the development of several new technologies to cope with the increased radiation level and pixel occupancy, as well as
to improve the physics performance of the existing Pixel Detector. The IBL project provides a test of technologies for
the Phase II upgrade of the entire ATLAS tracker for luminosities around 1035 cm−2s−1. An overview of the project
with particular emphasis on the IBL layout and expected performance as well as the module development including
hybridization technologies is presented.
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1. Introduction
The ATLAS Pixel Detector [1, 2] is the innermost de-
tector component of the ATLAS tracking system con-
sisting of 3 barrel layers and 6 disk layers, 3 disks in
each of the forward and backward directions. It pro-
vides at least three space point measurements per track
with high accuracy as needed for track and vertex de-
termination. The layer closest to the beam pipe, the B-
layer, is crucial for tracking, vertexing, and b-tagging
capabilities of ATLAS especially at high luminosity.
Due to the harsh radiation environment induced by the
LHC the performance of the detector will deteriorate
with time. The B-layer will be the first one degrading
in terms of efficiency with increasing radiation damage.
The expected lifetime of the B-layer is about 300 fb−1
or 5 years. In order to keep the performance of the
Pixel Detector with increasing luminosity an upgrade of
the innermost pixel layer is foreseen for the long shut-
down of LHC during 2016 (Phase I upgrade). The time
needed to replace the existing B-layer is more than one
year because of the long cooling down time of the acti-
vated material inside the detector. It was therefore de-
cided to introduce a fourth pixel layer inside the existing
detector. As one can see in Fig. 1, this new B-layer can
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only fit into the present Pixel Detector thanks to a new
smaller radius beam-pipe. The new pixel layer provides
an additional space point very close to the interaction
point which keeps the performance of the tracking when
the B-layer starts to degrade.
This new pixel layer, called Insertable B-Layer (IBL),
is currently under development. The main challenges
for the development are the increased radiation dam-
age and higher particle density closer to the interaction
point at increased luminosity after the Phase I upgrade
of LHC. In order to keep or even improve the perfor-
mance of the Pixel Detector, several changes to the de-
sign of the hybrid pixel system are envisaged: the pixel
size is reduced, the material budget is minimized by us-
ing new lightweight mechanical support materials and
a CO2 based cooling system is needed. The main com-
ponent of the module development for the IBL is the
new ATLAS pixel readout chip, FE-I4 [3], designed in
130 nm technology. The new readout chip features an
array of 80×336 pixels with a pixel size of 50×250 µm2.
Because of the increased pixel occupancy, the digital
readout architecture has been completely redesigned. A
scheme with a 4 pixel digital region has been introduced
which stores the hit information until the L1 trigger de-
cision is taken.
For the pixel sensors three different promising sensor
technologies are currently under investigation. These
are: planar n-in-n or n-in-p silicon sensors, full 3D sili-
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Figure 1: (a) Photo of the Pixel Detector with the inserted beam pipe during the integration of the present detector, and (b) rendering of the insertion
of the IBL with the smaller beam pipe [4].
con sensors with active edges, and pixel sensors made of
polycrystalline CVD diamonds. All sensor candidates
promise high radiation tolerance together with a mini-
mal inactive area to allow efficient module placement.
The challenge for the mechanics is the construction of
lightweight and robust support and cooling structures
which fit in the limited space between the beam pipe
and the present Pixel Detector. They need to be inserted
with high precision into the complex environment of the
ATLAS Inner Detector. In the end the IBL will be a
part of the existing Pixel Detector and therefore must be
compatible with the existing off-detector readout, con-
trol and operation system. This paper outlines the status
of the design of the IBL and describes the most impor-
tant components of the module developments.
2. Layout
The baseline layout of the IBL is a barrel layer con-
sisting of 14 staves; a section of the IBL is shown in
Fig. 2. The average radial distance of the sensitive area
from the beam pipe is 33 mm whereas the total enve-
lope of the IBL in radius is between 31 and 40 mm.
Each stave is equipped with 16 or 32 modules depend-
ing on the sensor size. In the first case, each module will
consist of 2 front-end chips on one common sensor tile,
while in the second case each module will be made of
one front-end chip attached to a single sensor tile. The
staves are tilted by 14◦ to ensure a fully hermitic cover-
age in ϕ for high pT tracks. However, due to the small
radius of the IBL the sensors are at an angle between 0
and 27◦ with respect to the radial direction.
Figure 2: Layout of the Insertable B-Layer in rϕ view.
The present Pixel Detector reaches a full geometrical
coverage in z by tilting the modules along the beam axis
and partially overlapping them. This cannot be done for
the IBL because of space constraints. The solution cho-
sen is to minimize the gap between modules by using
a sensor design with slim or active edges. Finally, the
material budget is reduced as much as possible. The
goal is to reach about 1.5% of X0 for the IBL which is
only slightly more than half of the X0 per layer of the
existing Pixel Detector B-layer. Table 1 summarizes the
main layout parameters.
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Table 1: Main IBL layout parameters, data taken from [4].
Value Unit
Number of staves 14
Number of modules per stave (single/double FE-I4) 32 / 16
Pixel size(ϕ, z) 50, 250 µm
Module active size W·L (single/double FE-I4) 16.8×40.8 /16.8×20.4 mm2
Coverage in η, no vertex spread |η| < 3.0
Coverage in η, 2σ (=112 mm) vertex spread |η| < 2.58
Active z extent 330.15 mm
Geometrical acceptance in z (min, max) 97.4, 98.8 %
Stave tilt angle in ϕ (center of sensor, min, max) 14.00, -0.23, 27.77 degree
Overlap in ϕ 1.81 degree
Sensor thickness (depending on technology) 150 - 600 µm
Radiation length at z = 0 1.54 % of X0
3. Performance
The physics impact of the IBL has been studied in de-
tail by fully integrating the IBL into the ATLAS Inner
Detector simulation software [4]. This allows Monte
Carlo performance studies and comparisons to be done
with or without the IBL integrated to the current Pixel
Detector. Because of the low mass and close proxim-
ity to the interaction point, the IBL improves the quality
of the impact parameter reconstruction for tracks and
thereby the vertexing and b-tagging performance. For
example, the rejection of light jets in tt¯ events without
pileup for a b-tagging efficiency of 60% shows an in-
crease close to 2 with the IBL installed, as can be seen
in table 2. The jet rejection is defined as the inverse of
the mis-tagging rate which is the fraction of non b-jets
that are tagged as b-jets [5].
Table 2: Rejection of light jets in tt¯ events without pileup for a b-
tagging efficiency of 60%, data taken from [4]. The IP3D algorithm
combines transverse and longitudinal impact parameter information.
The IP3D+SV1 algorithm associates the IP3D with a vertex tagging
algorithm based on an inclusive secondary vertex search [5].
Algorithm Without IBL With IBL Ratio
IP3D 83±1.5 147±3.4 1.8
IP3D + SV1 339±12 655±32 1.9
The studies also showed that with the IBL the track
and vertex reconstruction is robust against pileup and
hard failures of modules in the existing B-layer or in
other silicon layers. The b-tagging performance of
ATLAS with the IBL at Phase I luminosity pileup is
comparable to the current detector performance without
pileup. The impact parameter resolution is recovered
for all studied scenarios with detector defects. The IBL
also improves the b-tagging performance even in case
of a B-layer failure. In summary, the IBL will lead to
an improved sensitivity of ATLAS during Phase I for
signals in physics channels which involve b-jets such as
for a low mass Standard Model Higgs in the channel
H → bb¯.
4. Modules
The basic unit of the IBL is a module which consists
of one or two front end chips bump bonded to one sen-
sor. This module is a single entity from the point of
view of mechanics, DAQ, detector control system and
services. However, the IBL module physical size de-
pends on the still to be chosen sensor technology. If
planar or diamond sensors are chosen, the module will
consist of two front end chips and one sensor (2-chip
module). If 3D sensors are used, the module will be
made of one chip and one sensor (1-chip module). The
I/O, services, and control modularities are independent
of sensor technology. The DAQ unit always consists of
two front end chips, with common clock and control in-
puts, and two data outputs. It should be noted that this
configuration matches the mechanical module in case
of planar or diamond sensors, but not in the case of 3D
sensors. The IBL power and sensor bias service units
consist of four front end chips in parallel.
The IBL module outline using 2-chip assemblies is
shown in Fig. 3(a). If 3D sensors are chosen, a similar
outline can be produced using 1-chip assemblies with
narrow sensor edges as shown in Fig. 3(b). Active edge
technology to produce such narrow edges is a feature of
3D sensors. There is no shingling in z of the IBL mod-
ules due to the extreme radial space constraints, and this
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3.2 Sensors
The IBL module outline using 2-chip assemblies is shown in Fig. 41. In the case 3D sensors are1185
chosen, the same outline can be produced using 1-chip assemblies with narrow sensor edges as
shown in Fig. 42. Active edge technology to produce such narrow edges is a feature of 3D sensors.
There is no shingling in z of the IBL modules due to the extreme radial space constraints, and this
results in slightly difference geometric acceptance for 2-chip and 1-chip assemblies. For 1-chip
(2-chip) assemblies the nominal acceptance for particles normal to the beam is 98.8% (97.4%).1190
An air gap of 100µm (200µm) between 1-chip (2-chip) assemblies has been assumed to take
into account the higher bias voltages needed by 2-chip (planar or diamond) sensors. The 100µm
gap is considered adequate for 150 V (in a dry atmosphere) and the 200µm gap is considered
sufficient for placement of polyimide insulation film if necessary, but both must be validated with
prototypes. A cross section view of the module valid for either 2-chip or 1-chip assemblies is1195
shown in Fig. 43. For planar or diamond sensors the bias connection is made directly to the back
of the sensor (opposite the chip), while for 3D sensors the bias is connected on the same side as
the chip on the overhang on the left side of Fig. 43. This is the reason for the asymmetric sensor
envelope allowing 1.5 mm margin on the edge away from the chip wire bond pads. Note that this
is an envelope to fit into and the sensors themselves need not be asymmetric.1200
The three candidate sensor technologies may meet the IBL requirements with different trade-
offs. The module format that has been defined can be satisfied with any of these technologies,
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Figure 41. 2-Chip module format. The section labeled B-B is shown in a separate figure.
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(a)
thus permitting some independence of the overall design. However, the two parameters operating
temperature and bias voltage are different for each technology and have serious implications for the
rest of the system. Planar sensors require the lowest temperature and high bias voltage, but have1205
very well understood manufacturing sources, mechanical properties, relatively low cost, and high
yield. 3-D sensors require the lowest bias voltage, intermediate operating temperature, and achieve
the highest acceptance due to active edges, but their manufacturability with high yield and good
uniformity must be demonstrated. Diamond sensors require the least cooling and have similar bias
voltage requirements to planar sensors, but their manufacturability with high yield, moderate cost,1210
and good uniformity must all be demonstrated. Each sensor candidate technology is described in
more detail in the subsections below.
In addition to the above features, each sensor technology has different signal characteristics
that influence the following performance measures:
• the charge collected per minimum ionizing particle (MIP) and evolution with irradiation,1215
• the width of the distribution of MIP charge collection,
• the operating voltage,
• the single pixel noise (due to capacitive load and leakage current presented to the amplifier),
• the minimum operable threshold.
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Figure 3: Module format of (a) a 2-chip module, and (b) 2 1-chip modules. The dotted lines indicate the size of the active area covered by one
front-end chip but the outline of the front-end chips is not drawn. The sections labeled B-B are identical and not shown.
results in slightly different geometric acceptance for 2-
chip and 1-chip assemblies. For 1-chip (2-chip) assem-
blies the nominal acceptance for particles normal to the
beam is 98.8% (97.4%). An air gap of 100 µm (200 µm)
between 1-chip (2-chip) assemblies has been assumed
to take into account the higher bias voltages needed by
2-chip (planar or diamond) sensors with respect to 3D
assemblies. The 100 µm gap is considered adequate for
150 V (in a dry atmosphere) and the 200 µm gap is con-
sidered sufficient for placement of polyimide insulation
film if necessary. But both methods still require valida-
tion with prototypes.
The module assembly starts by bump bonding the
sensor to the front end chip. The module is then dressed
by adding a flexible printed circuit board (flex) which
acts as an electrical interface to the outer world. No
active electrical components are used for the upgraded
module flex unlike in the present ATLAS system where
a module control chip steers several front end chips.
4.1. Sensors
As already mentioned, there are three candidate sen-
sor technologies that may meet the IBL requirements:
either n-in-n or n-in-p planar silicon sensors, 3D silicon
sensors, and diamond sensors. For all of these candi-
date sensor technologies detailed qualification studies
are under way. The status of these investigations as well
as the specific description of the sensor types can be
found elsewhere [6, 7, 8, 9].
Planar sensors as used for the ATLAS tracker fea-
ture very well understood mechanical properties, reli-
able manufacturing sources, and are available at rela-
tive low cost with high production yield. For IBL either
n-in-n sensors with standard thickness of 250 µm, or
150 µm thin n-in-p sensors are considered. The n-in-n
sensors are similar to the sensor used in the present AT-
LAS Pixel Detector. It is expected that they can with-
stand the higher radiation damage of 5 ·1015 neqcm−2 for
IBL. The thin n-in-p sensors take advantage of the in-
creased radiation tolerance of thin p-type silicon as they
feature a higher electrical field strength at a given max-
imum bias voltage. Hence both planar sensor types re-
quire the lowest operating temperature and highest bias
voltage.
3D sensors are sufficiently radiation tolerant because
of the reduced charge collection distance between the
3D electrodes (about 70 µm for the IBL sensors). There-
fore, they require only moderate maximum bias volt-
ages and intermediate operating temperature. But the
production of 3D sensors with high yield and good uni-
formity is still to be demonstrated.
Diamond sensors offer the required radiation toler-
ance with the least amount of cooling needed due to the
absence of leakage current after irradiation. But they
require a similar maximum bias voltage as the planar
sensor and the production at moderate cost with high
yield and good uniformity must still be proven.
The sensor thickness and the inactive edge area varies
for each sensor type and thus has an impact on the de-
sign of the support structures. In table 3, these param-
eters are summarized for all sensor types. Planar sen-
sors can be made thin enough, but require the widest
edges so far (450 µm). There are therefore develop-
ments pursued in the planar sensor community to shrink
these edges to below 200 µm, which is desirable for the
usage in IBL. 3D sensors already feature narrow edge
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Table 3: Thickness and inactive edge area for the sensors under con-
sideration for IBL.
Sensor type Thickness [µm] Edge width [µm]
Planar n-in-n 250 100 - 450
Planar n-in-p 150 100 - 450
3D single sided 230±15 50
3D double sided 230±15 200
pCVD diamond 400 - 600 100 - 200
design for single sided and double sided processing and
are relatively thin. Diamond detectors can also be made
with narrow edges but suffer from the relative big thick-
ness (at least 400 µm) needed for sufficient charge col-
lection. This bigger thickness sets higher requirements
on the geometrical clearance of the IBL but is still ac-
ceptable in terms of radiation length.
The charge collection with increasing fluence is one
of the most important parameters to measure the sen-
sor performance for each sensor technology. But the
sensors’s charge collection is not the decisive parameter
by itself. The combined electrical performance of the
FE-I4 chip with the sensor may influence the required
charge at the sensor’s end of lifetime. For instance, the
minimum stable operating threshold of the FE-I4 may
increase the required charge after irradiation. Therefore
all investigation of the three sensor types must be even-
tually done with devices bump bonded to FE-I4.
4.2. Electronics
The IBL module format is based on a new integrated
circuit (FE-I4). The front end chip used in the present
detector (FE-I3 [2]) was excluded from IBL use due to
two fundamental problems: the hit rate capability and
radiation hardness are not high enough, and the active
fraction of the footprint is too small to build a com-
pact layer with high geometric acceptance. FE-I4 was
designed to address these problems as well as to make
progress towards lower cost pixel detectors needed for
an eventual replacement of the complete ID for sLHC.
The close to 90% active footprint of FE-I4 (compared
to 74% for FE-I3) enables the design of a low radial
profile layer, as required for IBL. Table 4 summarizes
the main differences between the FE-I3 and the FE-I4
readout chip.
Additionally, the FE-I4 is a self contained electrical
unit requiring no module control chip to attain the com-
plete module functionality. Within the IBL module 2
chips are controlled in parallel (shared clock and com-
mand inputs), but each one has a dedicated data output,
Table 4: Main differences between the FE-I3 and FE-I4 readout chip.
FE-I3 FE-I4 Unit
Pixel size 50×400 50×250 µm2
Pixel array 18×160 80×336
Chip size 7.6×10.8 20.2×19.0 mm2
Active fraction 74 89 %
Analog current 26 10 µA/pix.
Digital current 17 10 µA/pix.
Analog voltage 1.6 1.4 V
Digital voltage 2.0 1.2 V
Pseudo-LVDS speed 40 160 Mb/s
leading to one clock input, one command input, and 2
data outputs. In terms of number of signals, this is the
same as for a present detector B-layer module. Further-
more, the command and clock inputs are fully compat-
ible with the present detector protocols, even if com-
mand bitcodes are slightly different. It is therefore pos-
sible to control an IBL module using present detector
hardware (with software and firmware changes). The
IBL module data outputs, on the other hand, must have
a higher bandwidth than those used in the present B-
layer to handle the increased hit rate. The output links
have therefore been designed with a new protocol that
is not fully compatible with the existing detector DAQ
hardware. However, it is still compatible with the opti-
cal hardware used in the present detector (VCSEL, pin
array and related control and driver chips).
More detailed information about the design and the
submission of the first full scale prototype of the FE-I4
can be found in [3, 4]. One of the main purposes of
the full scale prototypes will be the building of bump
bonded devices with each sensor type. Thus an evalu-
ation of IBL like modules before and after irradiation
will be possible which is needed for the sensor choice.
4.3. Hybridization
Sensors and front end chips are integrated through
flip chip bump bonding. The requirements for this pro-
cess which are a bump pitch of 50 µm together with
a defect rate of less than 10−4 are similar to those met
with the present detector. However, the large size of
the FE-I4 makes the IBL flip chip process more chal-
lenging. For the present detector, the FE-I3 chips were
thinned to 190 µm which was thick enough to control
the bow of the chips within the bump height tolerance
when changing between room temperature and solder
reflow temperature (250◦C). Because of the larger size,
the FE-I4 chip would have to be approximately 400 µm
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thick to achieve the same bow control [10]. Since this
is unacceptable for the IBL, a modified flip chip process
must be used. The modification can entail the use of a
support wafer temporarily bonded to the thinned FE-I4
chips in order to control bow during reflow, and which
must be removed before flex module assembly.
Figure 4: Cross-section of a flip chip test assembly of FE-I4 size,
thinned down to 87 µm and bump bonded using a glass carrier wafer
as described in the text. The 87 µm includes the dark area just above
the bumps, which is the IC circuitry. The gap between chip and sensor
(height of the connected bumps) is shown as 22.86 µm.
This technique has been demonstrated on FE-I4 sized
wafer fragments of FE-I3 wafers. Such samples have
been thinned to about 90 µm and bump bonded to
dummy sensors with high bump yield. The samples
were made of FE-I3 chips cut in 2-by-2 arrays (roughly
15×22 mm2). After the solder bump deposition, the FE-
I3 IC wafer was thinned using standard wafer grinding
methods and mounted onto a thick glass support wafer
using polyimide film. The full assembly of glass plus
IC wafer was fully diced into 2-by-2 chip arrays. The
polyimide bond can withstand solder reflow tempera-
ture without losing adhesion. The IC-glass sandwich
arrays were flipped onto the dummy sensors without
any thermally induced bow. After flip-chip, the glass
support was removed by laser exposure of the poly-
imide film through the glass. Fig. 4 shows a cross-
section picture of a flip-chipped device after support
wafer removal. One can clearly recognize the uniform
ball shaped solder bump bonds with a pitch of 50 µm.
No evidence for disconnected bumps has been found in
the full assembly. The effective readout IC thickness is
measured to be 87 µm. The handling of these devices
is demanding and subsequent assembly steps like glu-
ing to the support structure and wire bonding can easily
lead to disconnected bump bonds.
This bare module is made into a fully stand-alone de-
tector unit by adding a flex with passive components,
wing
mod. ex
sensor
FE
stave + cooling pipe
stack of Al ex
wire bonds wire bonds
Figure 5: Stave flex to module attachment via a kapton wing and wire
bonds.
a method of external connection, and a support frame.
The construction of a stand-alone object in a disposable
support frame was extremely useful for testing, burn-
in, and general handling during the module production
for the present detector, and so this procedure should be
maintained for IBL. The important development needed
for IBL is the elimination of individual module connec-
tors. An IBL stave will have 32 (16) single chip (2-
chip) modules. A pigtail style connector on each one
(as used in the present detector barrel) would translate
into a large amount of dead material and would require a
significant amount of space which does not exist. Con-
versely, an individual, long cable permanently attached
to each module leading to a distant connector would
bring serious complications for assembly and would re-
quire challenging strain relief in the active region.
The solution under development for the IBL is there-
fore to have cables already integrated on the stave me-
chanical structure before any modules are loaded, and to
connect such cables to each module by some permanent,
reworkable method, such as wire bonding as shown in
Fig. 5. The module flex would be very small with bond
pads within the sensor perimeter or on a very short tail.
A small flex mounted inside a handling frame can cover
less than half of a single chip bare module. The final flex
module is cut away from that PCB handling frame after
all tests and burn-in have been completed. This module
design is compatible with a stave with integrated cable
featuring flex ”flap” at the position of each module, to
be affixed to the bare part of the sensor and then wire
bonded to the flex [4].
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5. Conclusions
It is foreseen to install an additional, innermost pixel
layer (IBL) to the present Pixel Detector in ATLAS to
cope with the increased luminosity during Phase I up-
grade of LHC. This new pixel layer will improve the
impact parameter resolution and will as well be able to
compensate any degradation of the current Pixel Detec-
tor B-layer due to radiation damage, ageing or increas-
ing data rates. The R&D for the IBL project is well ad-
vanced and a TDR has been recently published [4]. New
sensor developments are evaluated, a new front end chip
(FE-I4) has been submitted and an appropriate, flexible
module design is pursued. The integration of this new
pixel layer includes new lightweight support structures
and low material interconnection techniques. The in-
stallation of the IBL is currently scheduled for the long
LHC shutdown in 2016.
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